



电子发烧友
www.elecfans.com

FPGA开发基础公益培训(第4讲)

感受SOPC的强大魅力

个人新浪微博：[lucky_mao](#)



本文档所述内容仅代表个人观点，仅供学习交流使用，请勿用于商业用途

本文档所涉及参考资料均源于互联网和个人总结，如有侵权请及时与我联系，以做更正

主要内容

- SOPC的基本概念与解决方案
- SOPC的软硬件协同设计流程
- SOPC的系统级设计实例讲解



SOPC的基本概念与解决方案

SOC: System On Chip

从系统的角度进行功能的设计，将目标系统的处理机制、模型算法、芯片结构、各层次电路、直至器件的设计紧密结合起来，在单个芯片上完成整个系统的功能。

尽管传统ASIC面临发展的困境，但是SOC仍然是最主流的嵌入式系统解决方案的实现平台哦~





图 TI DM8127 SOC内部结构示意图

SOPC的基本概念与解决方案

SOPC: System on a Programmable Chip

SOPC 是PLD 和ASIC 技术融合的结果。集成了硬核或软核CPU、DSP、存储器、外围I/O 及可编程逻辑的SOPC 芯片在应用的灵活性和价格上有极大的优势。


有人认为SOPC 代表了半导体产业未来发展的方向!




$$\text{SOPC} = \text{FPGA} + \text{CPU} + \text{DSP}$$

SOPC的基本概念与解决方案

SOPC的优势




实现按需定制的片上系统




实现灵活精简的板上系统

SOPC让复杂灵活的系统设计变得游刃有余，使系统简约而不简单。



FPGA的互联解决方案



SOPC的基本概念与解决方案



FPGA厂商的解决方案

- ◆ Altera : NIOS II, ARM, MIPS, ...
- ◆ Xilinx : PicoBlaze, MicroBlaze, ARM, Power PC, ...
- ◆ Lattice : Mico32, ...
- ◆ Actel : LEON3, CoreABC, ARM, ...




软件可编程的实现方法

编写软件指令驱动AD设备




SOPC的基本概念与解决方案

- Register file
- Arithmetic logic unit
- Interface to custom in
- Exception controller
- Interrupt controller
- Instruction bus
- Data bus
- Memory management
- Memory protection u
- Instruction and data c
- Tightly-coupled mem
- JTAG debug module




NIOS II处理器结构示意图

SOPC的基本概念与解决方案




基于NIOS II的SOPC设计实例示意图

SOPC的基本概念与解决方案




MicroBlaze处理器结构示意图

SOPC的基本概念与解决方案




基于MicroBlaze的SOPC设计实例示意图


SOPC的基本概念与解决方案



基于Nios II / MicroBlaze的软件架构层次示意图




SOPC的软硬件协同设计流程



软硬件划分是软硬件协同设计中最重要
的工作！




Altera的SOPC开发流程



工具使用流程

1、打开SOPC系统搭建工具



2、SOPC Builder中采用IP搭建SOPC系统并互联

Altera SOPC Builder - nios_cpu.sopc (D:\workspace_altera\EP2C35SoftwareAI\0904yyc2_1AD\nios_cpu.sopc)

File Edit Module System View Tools Nios II Help

System Contents System Generation

Component Library

Project

- New component...

Library

- RGBtoGreyscaleconvector
- Bridges
- Configuration & Programming
- DSP
- Interface Protocols
- Legacy Components
- Memories and Memory Controllers
- Microcontroller Peripherals
- Peripherals
- PLL
- Processors
- SLS
- Verification
- Window Bridge

Target

Device Family: Cyclone II

Clock Settings

Name	Source	MHz
clk_50	External	50.0

Use **Connecti...** **Name** **Description** **Clock** **Base** **End** **IRQ**

☒		cpu_0	Nios II Processor	[clk]			
		instruction_master	Avalon Memory Mapped Master	clk_50			
		data_master	Avalon Memory Mapped Master	clk_50			
		jtag_debug_module	Avalon Memory Mapped Slave	clk_50			
☒		jtag_uart_0	JTAG UART	clk_50			
		avalon_jtag_slave	Avalon Memory Mapped Slave	clk_50	0x06000800	0x06000fff	IRQ 0
☒		tri_state_bridge_0	Avalon-MM Tristate Bridge	clk_50	0x060010c0	0x060010c7	IRQ 31
		avalon_slave	Avalon Memory Mapped Slave	clk_50			
		tristate_master	Avalon Memory Mapped Tristate Master	clk_50			
☒		timer	Interval Timer	clk_50			
		s1	Avalon Memory Mapped Slave	clk_50	0x06001000	0x0600101f	
☒		cfi_flash	Flash Memory Interface (CFI)	clk_50			
		s1	Avalon Memory Mapped Tristate Slave	clk_50	0x00000000	0x01ffffff	
☒		sdram	SDRAM Controller	clk_50			

Warning: cpu_0: Custom Instruction components can be edited through the Component Editor.

Warning: cpu_0: Disabling the assign CPUID control register value manually will no longer auto-assigns unique control register value. This option will always be turned on with default value set to 0.

Info: cfi_flash: Flash memory capacity: 32.0 MBytes (33554432 bytes).

Info: DRDY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

Info: DRDY_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.

Exit Help Prev Next Generate

设置处理器参数

Nios II Processor - cpu_0



Nios II Processor

About

Documentation

Parameter Settings

Core Nios II

Caches and Memory Interfaces

Advanced Features

MMU and MPU Settings

JTAG Debug Module

Custom Instructions

Core Nios II

Select a Nios II core:

	☐ Nios II/e	☐ Nios II/s	☒ Nios II/f
Nios II Selector Guide Family: Cyclone II f_{system}: 50.0 MHz cpuid: 0	RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide Barrel Shifter Data Cache Dynamic Branch Prediction
Performance at 50.0 MHz	Up to 5 DMIPS	Up to 25 DMIPS	Up to 51 DMIPS
Logic Usage	600-700 LEs	1200-1400 LEs	1400-1800 LEs

Hardware Multiply:

Embedded Multipliers

☐ Hardware Divide

Reset Vector: Memory:

cfi_flash

 Offset:

0x0

0x00000000

Exception Vector: Memory:

sdram

 Offset:

0x20

0x04000020

☐ Include MMU

Only include the MMU when using an operating system that explicitly supports an MMU

Fast TLB Miss Exception Vector: Memory: Offset:

0x0

☐ Include MPU

设置片上存储器参数

On-Chip Memory (RAM or ROM) - onchip_memory2_0

On-Chip Memory (RAM or ROM)
altera_avalon_onchip_memory2

Documentation

Block Diagram

☐ Show signals

onchip_memory2_0

clk1 clock
s1 avalon
reset1 reset
altera_avalon_onchip_memory2

Memory type

Type: RAM (Writable) ▼

☐ Dual-port access

☐ Single clock operation

Read During Write Mode: DONT_CARE ▼

Block type: Auto ▼

Size

Data width: 32 ▼

Total memory size: 4096 bytes

☐ Minimize memory block usage (may impact fmax)

Read latency

Slave s1 Latency: 1 ▼

Slave s2 Latency: 1 ▼

Memory initialization

☒ Initialize memory content

Info: onchip_memory2_0: Memory will be initialized from onchip_memory2_0.hex

Cancel Finish

设置片内外设的参数


PIO (Parallel I/O) - ledr

MegaCore[®] altera_avalon_pio

Documentation

Block Diagram

☐ Show signals



altera_avalon_pio

Basic Settings

Width (1-32 bits): 3

Direction:

- ☐ Bidir
- ☐ Input
- ☐ InOut
- ☒ Output

Output Port Reset Value: 0x0000000000000000

Output Register

☐ Enable individual bit setting/clearing

Edge capture register

☐ Synchronously capture

Edge Type: RISING

☐ Enable bit-clearing for edge capture register

Interrupt

☐ Enable interrupt

Cancel Finish

2、Qsys中采用IP搭建SOPC系统并互联

Qsys - qsys.qsys* (D:\workspace_altera\EP2C35SoftwareAI\0904yyc2_1AD\qsys.qsys)

File Edit System View Tools Help

Component Library

Project
New component...

Library

- Bridges
- Clock and Reset
- Configuration & Programming
- DSP
- Embedded Processors
- Interface Protocols
- Memories and Memory Controllers
- Microcontroller Peripherals
- Peripherals
- PLL
- Qsys Interconnect
- SLS
- Verification
- Window Bridge

System Contents

Use Connections Name Description Export Clock Base

☒		clk_0	Clock Source	clk		
		clk_in	Clock Input	Click to export		
		clk_in_reset	Reset Input	Click to export		
		clk	Clock Output	Click to export	clk_0	
		clk_reset	Reset Output	Click to export		
☒		nios2_qsys_0	Nios II Processor			
		clk	Clock Input	Click to export	clk_0	
		reset_n	Reset Input	Click to export	[clk]	
		data_master	Avalon Memory Mapped Master	Click to export	[clk]	
		instruction_master	Avalon Memory Mapped Master	Click to export	[clk]	
		jtag_debug_module_re...	Reset Output	Click to export	[clk]	
		jtag_debug_module	Avalon Memory Mapped Slave	Click to export	[clk]	
		custom_instruction_m...	Custom Instruction Master	Click to export		
☒		onchip_memory2_0	On-Chip Memory (RAM or ROM)			
		clk1	Clock Input	Click to export	clk_0	
		s1	Avalon Memory Mapped Slave	Click to export	[clk1]	
		reset1	Reset Input	Click to export	[clk1]	
☒		pio_0	PIO (Parallel I/O)			
		clk	Clock Input	Click to export	clk_0	
		reset	Reset Input	Click to export	[clk]	
		s1	Avalon Memory Mapped Slave	Click to export	[clk]	
		external_connection	Conduit Endpoint	pio_0_external_connection		

nios2_qsys_0.instruction_master

Messages

Description Path

设置处理器参数

Nios II Processor - nios2_qsys_0

MegaCore®

Nios II Processor

altera_nios2_qsys

Documentation

Block Diagram

Show signals

nios2_qsys_0

clk

reset_n

d_irq

jtag_debug_module

clock

reset

interrupt

avalon

nios_custom_instruction

avalon

avalon

reset

custom_instruction_master

data_master

instruction_master

jtag_debug_module_reset

custom_instruction_master

altera_nios2_qsys

Core Nios II

Caches and Memory Interfaces

Advanced Features

MMU and MPU Settings

JTAG

Select a Nios II Core

Nios II Core:

☐ Nios II/e


☐ Nios II/s

☒ Nios II/f

	Nios II/e	Nios II/s
Nios II Selector Guide	RISC 32-bit	RISC 32-bit Instruction Cache Branch Prediction Hardware Multiply Hardware Divide
Memory Usage (e.g Stratix IV)	Two M9Ks (or equiv.)	Two M9Ks + cache

CancelFinish


分配地址和中断优先级




Qsys - qsys.qsys* (D:\workspace_altera\EP2C35SoftwareAI\0904yyc2_1AD\qsys.qsys)

System Contents	Address Map	Clock Settings	Project Settings	Instance Parameters	System Inspector	HDL Example	Generation
				nios2_qsys_0.data_master	nios2_qsys_0.instruction_mas...		
nios2_qsys_0.jtag_debug_module				0x00001800 - 0x00001fff	0x00001800 - 0x00001fff		
onchip_memory2_0.s1				0x00000000 - 0x00000fff	0x00000000 - 0x00000fff		
pio_0.s1				0x00002000 - 0x0000200f			

生成SOPC系统并打开Nios II EDS工具



SOPC系统添加到顶层设计中



原理图方式

System Contents Address Map Clock Settings Project Settings Instance Parameters System Inspector HDL Example Generation

You can copy the example HDL below to declare an instance of your Qsys system.


HDL Language: Verilog ▼

Example HDL


```
qsys u0 (  
    .clk_clk (<connected-to-clk_clk>),  
    .pio_0_external_connection_export (<connected-to-pio_0_external_connection_export>) // pio_0_external_conne  
);
```

代码设计方式


创建应用工程




编写软件程序



调试和下载目标程序



Xilinx的SOPC开发流程



采用IP搭建SOPC系统并互联

Xilinx Platform Studio (EDK_O.87xd) - D:\board_test\mb_soc\mb_soc\mb_soc.xmp - [System Assembly View]

File Edit View Project Hardware Debug Window Help

IP Catalog

Search IP Catalog: Clear

Legend

- Master (blue circle)
- Slave (green circle)
- Master/Slave (purple circle)
- Target (red circle)
- Initiator (yellow circle)
- Connected (blue circle)
- Unconnected (green circle)
- Monitor (green circle)
- Production (green star)
- License (paid) (yellow star)
- License (eval) (red star)
- Local (blue star)
- Pre Production (orange star)
- Beta (blue star)
- Development (yellow star)
- Superseded (yellow triangle)
- Discontinued (yellow circle)

Bus Interfaces Ports Addresses

Name	Bus Name	IP Type
dmb		lmb_v10
ilmb		lmb_v10
mb_plb		plb_v46
microblaze_0		microblaze
bram_block_0		bram_block
dmb1		lmb_bram_if
ilmb1		lmb_bram_if
lmb_bram		bram_block
dmb_cntlr		lmb_bram_if
ilmb_cntlr		lmb_bram_if
share_bram_ctrl		lmb_bram_if
SLMB	dmb	
BRAM_PORT	share_bram_ctrl_BRAM_PORT	
mdm_0		mdm
sys_intc		xps_intc
ADC_SPI_INOUT		xps_gpio
ADC_SPI_OUTPUT		xps_gpio

Project IP Catalog

Start Up Page System Assembly View Design Summary Graphical Design View

Errors

了解处理器的互联结构

Xilinx Platform Studio (EDK_O.87xd) - D:\board_test\mb_soc\mb_soc\mb_soc.xmp - [System Assembly View]

File Edit View Project Hardware Debug Window Help

IP Catalog

Description IP Version IP Type

- EDK In...
- Analog
- Bus an...
- Clock, ...
- Comm...
- Comm...
- DMA a...
- Debug
- FPGA R...
- Genera...
- IO Mo...
- Interpr...
- Memo...
- PCI
- Periphe...
- Proces...
- Utility
- Verifica...
- Project Lo...

Legend

- Master
- Slave
- Master/Slave
- Target
- Initiator
- Connected
- Unconnected
- Monitor
- Production
- License (paid)
- License (eval)
- Local
- Pre Production
- Beta
- Development
- Superseded
- Discontinued

Search IP Catalog: Clear

Project IP Catalog

Bus Interfaces Ports Addresses

Name	Bus Name	IP Type
dlmb		★ lmb_v10
ilmb		★ lmb_v10
mb_plb		★ plb_v46
microblaze_0		★ microblaze
DLMB	dlmb	
ILMB	ilmb	
DPLB	mb_plb	
IPLB	mb_plb	
DXCL	microblaze_0_DXCL	
IXCL	microblaze_0_IXCL	
DEBUG	microblaze_0_mdm_bus	
TRACE	microblaze_0_TRACE	
bram_block_0		★ bram_block
PORTA	dlmb1_BRAM_PORT	
PORTB	ilmb1_BRAM_PORT	
dlmb1		★ lmb_bram_if_
SLMB	dlmb	
BRAM_PORT	dlmb1_BRAM_PORT	
ilmb1		★ lmb_bram_if_
SLMB	ilmb	
BRAM_PORT	ilmb1_BRAM_PORT	
lmb_bram		★ bram_block
dlmb_cntlr		★ lmb_bram if

如何实现逻辑与软件的内存共享—非常实用的设计方法

Xilinx Platform Studio (EDK_O.87xd) - D:\board_test\mb_soc\mb_soc\mb_soc.xmp - [System Assembly View]

File Edit View Project Hardware Debug Window Help

IP Catalog

Description IP Version IP Type

- EDK In...
- Analog
- Bus an...
- Clock, ...
- Comm...
- Comm...
- DMA a...
- Debug
- FPGA R...
- Genera...
- IO Mo...
- Interpr...
- Memo...
- PCI
- Periphe...
- Proces...
- Utility
- Verifica...
- Project Lo...

Legend

- Master
- Slave
- Master/Slave
- Target
- Initiator
- Connected
- Unconnected
- Monitor
- Production
- License (paid)
- License (eval)
- Local
- Pre Production
- Beta
- Development
- Superseded
- Discontinued

Search IP Catalog: Clear

Project IP Catalog

System Assembly View

Design Summary

Graphical Design View

Errors

Bus Interfaces Ports Addresses

Name	Bus Name	IP Type
dlmb1		★ lmb_bran
SLMB	dlmb	
BRAM_PORT	dlmb1_BRAM_PORT	
ilmb1		★ lmb_bran
SLMB	ilmb	
BRAM_PORT	ilmb1_BRAM_PORT	
lmb_bram		★ bram_blc
PORTA	ilmb_port	
PORTB	dlmb_port	
dlmb_cntlr		★ lmb_bran
SLMB	dlmb	
BRAM_PORT	dlmb_port	
ilmb_cntlr		★ lmb_bran
SLMB	ilmb	
BRAM_PORT	ilmb_port	
share_bram_ctrl		★ lmb_bran
SLMB	dlmb	
BRAM PORT	share_bram_ctrl BRAM PORT	
mdm_0		★ mdm
sys_intc		★ xps_intc
ADC_SPI_INOUT		★ xps_gpio
ADC_SPI_OUTPUT		★ xps_gpio

端口设置

Xilinx Platform Studio (EDK_O.87xd) - D:\board_test\mb_soc\mb_soc\mb_soc.xmp - [System Assembly View]

File Edit View Project Hardware Debug Window Help

IP Catalog Bus Interfaces **Ports** Addresses

Name	Connected Port	Direction	Range
External Ports			
dmb			
ilmb			
mb_plb			
microblaze_0			
bram_block_0			
dlmb1			
ilmb1			
lmb_bram			
dlmb_cntlr			
ilmb_cntlr			
share_bram_ctrl			
mdm_0			
sys_intc			
ADC_SPI_INOUT			
ADC_SPI_OUTPUT			
DAC_SPI_INPUT			
DAC_SPI_OUTPUT			
E2PROM_I2C_INOUT			
E2PROM_I2C_OUTPUT			
LO_SPI_OUTPUT			
PLL_SPI_INPUT			
DII_SPI_OUTPUT			

Legend

- Master Slave Master/Slave Target Initiator Connected Unconnected Monitor
- Production License (paid) License (eval) Local Pre Production Beta Development
- Superseded Discontinued

Project IP Catalog

Start Up Page System Assembly View Design Summary Graphical Design View

地址空间的管理

Xilinx Platform Studio (EDK_O.87xd) - D:\board_test\mb_soc\mb_soc\mb_soc.xmp - [System Assembly View]

File Edit View Project Hardware Debug Window Help

IP Catalog Bus Interfaces Ports **Addresses**

microblaze_0's Address Map

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus I
dmb_cntlr	C_BASEADDR	0x00000000	0x0000FFFF	64K	SLMB	dmb
ilmb_cntlr	C_BASEADDR	0x00000000	0x0000FFFF	64K	SLMB	ilmb
dmb1	C_BASEADDR	0x00010000	0x00017FFF	32K	SLMB	dmb
ilmb1	C_BASEADDR	0x00010000	0x00017FFF	32K	SLMB	ilmb
share_bram_ctrl	C_BASEADDR	0x00020000	0x0002FFFF	64K	SLMB	dmb
uart_ctrl_output	C_BASEADDR	0x81400000	0x8140FFFF	64K	SPLB	mb_f
PLL_SPI_INPUT	C_BASEADDR	0x81410000	0x8141FFFF	64K	SPLB	mb_f
tx_output	C_BASEADDR	0x81420000	0x8142FFFF	64K	SPLB	mb_f
LO_SPI_OUTPUT	C_BASEADDR	0x81430000	0x8143FFFF	64K	SPLB	mb_f
tsn_shift_en_output	C_BASEADDR	0x81440000	0x8144FFFF	64K	SPLB	mb_f
E2PROM_I2C_OUTPUT	C_BASEADDR	0x81450000	0x8145FFFF	64K	SPLB	mb_f
switch_tadv_output	C_BASEADDR	0x81460000	0x8146FFFF	64K	SPLB	mb_f
E2PROM_I2C_INOUT	C_BASEADDR	0x81470000	0x8147FFFF	64K	SPLB	mb_f
switch_ctrl_cfg	C_BASEADDR	0x81480000	0x8148FFFF	64K	SPLB	mb_f
DAC_SPI_OUTPUT	C_BASEADDR	0x81490000	0x8149FFFF	64K	SPLB	mb_f
power_mult_acc_tsn	C_BASEADDR	0x814A0000	0x814AFFFF	64K	SPLB	mb_f
DAC_SPI_INPUT	C_BASEADDR	0x814B0000	0x814BFFFF	64K	SPLB	mb_f
power_calc_ctrl	C_BASEADDR	0x814C0000	0x814CFFFF	64K	SPLB	mb_f
ADC_SPI_OUTPUT	C_BASEADDR	0x814D0000	0x814DFFFF	64K	SPLB	mb_f
power_calc_busy	C_BASEADDR	0x814E0000	0x814EFFFF	64K	SPLB	mb_f
ADC_SPI_INOUT	C_BASEADDR	0x814F0000	0x814FFFFF	64K	SPLB	mb_f
mb_trig_input	C_BASEADDR	0x81500000	0x8150FFFF	64K	SPI R	mb_r

Legend

Master Slave Master/Slave Target Initiator Connected Unconnected Monitor

Production License (paid) License (eval) Local Pre Production Beta Development

Superseded Discontinued

Project IP Catalog

Start Up Page System Assembly View Design Summary Graphical Design View

Errors

生成硬件平台并打开SDK

ISE Project Navigator (O.87xd) - D:\board_test\imp\board_test.xise - [board_test.v]

File Edit View Project Source Process Tools Window Layout Help

Design

View: Implementation Simulation

Hierarchy

- board_test
 - xc6slx45t-3fgg484
 - board_test (board_test.v)
 - mb_soc_u - mb_soc (mb_soc.xmp)**
 - cmu_u - cmu (cmu.v)
 - timing_u - timing (timing.v)
 - adc_if_u - adc_if (adc_if.v)
 - mb_datapath_u - mb_datapath (mb_datapath.v)
 - ddc_12x_u - ddc_12x (ddc_12x.v)

No Processes Running

Processes: mb_soc_u - mb_soc

- Design Utilities
 - View Processor Design Log (XPS)
 - Create Schematic Symbol
 - View HDL Instantiation Template
 - Manage Processor Design (XPS)
 - Generate Top HDL Source
 - Export Hardware Design To SDK without Bitstream
 - Export Hardware Design To SDK with Bitstream**

```
9
10 Version          Modified History
11 V1.0             draft
12
13 -----
14 `timescale 1ns / 10ps
15
16 module board_test(
17     input    wire    i_clk_20
18     input    wire    i_clk_10
19     input    wire    i_clk_10
20
21     //UART signal
22     output   wire    o_rs485
23     output   wire    o_rs485
24     output   wire    o_uart_1
25     input    wire    i_uart_1
26
27     //pgc signal and switch signal
28     output   wire    [3:0] o_sw_tr
29     output   wire    [4:0] o_up_at
30     output   wire    [4:0] o_down_
31     output   wire    o_tx_en
32     output   wire    o_tx_vol
33
34     //PLL signal
35     input    wire    i_pll_10
36     input    wire    i_pll_10
37     input    wire    i_pll_10
38     output   wire    o_pll_10
```

Start Design Files Libraries

ISE Design Suite InfoCenter Design Summary board_test.v

Console

创建软件工程

The screenshot displays the Xilinx SDK IDE interface. The title bar indicates the current project is 'C/C++ - first_board/src/main.c - Xilinx SDK'. The menu bar includes File, Edit, Source, Refactor, Navigate, Search, Run, Project, Xilinx Tools, Window, and Help. The toolbar contains various icons for file operations, editing, and running. The Project Explorer on the left shows the project structure, with the 'first_board' folder expanded to show 'Binaries', 'Includes', 'Debug', 'src', 'first_board_bsp', and 'mb_soc_hw_platform'. The Editor window shows the 'main.c' file with the following code:

```
#ifdef FORMAL_PM_CMD /*正式的程序编译命令*/

int main(void)
{
    sys_init();

    while(1)
    {
        SynchroniseDwPTS();

        power_detect_ctrl();

        detect_dev_warning();
    }


    return 0;
}

#endif


/*****
代码功能：测试设备接口的功能调试程序的主函数
程序流程：接口设备初始化、同步搜索、功耗控制、生数监测
*****/
```

The Welcome panel on the right provides information about the Xilinx SDK, including a 'Watch Now' button and links to documentation and known issues.


编译和调试



下载目标程序




采用XMD工具生成带有ELF的bit文件




SOPC的系统级设计实例讲解（1）

多路PWM实现机器人控制




SOPC的系统级设计实例讲解（2）

车辆安全驾驶辅助系统




可搜索论文《基于FPGA的车道偏移告警系统》

SOPC的系统级设计实例讲解（3）



一种基于MB的图像处理系统设计

SOPC的系统级设计实例讲解（4）



一种基于MB的功率检测与实时控制系统

对于学习电子技术的一些感受：

- ◆对感兴趣的领域做深入的了解
- ◆逐步摸索积累良好的开发习惯
- ◆敢于做方案的提出者和改进者

在此祝愿大家早日
成为一名优秀的工
程师哦！



谢谢！

本期的FPGA开发基础公益培训结束，感谢大家的参与

由于个人知识和精力有限，内容难免有不足之处，还请大家多提宝贵意见！