

时序设计专题之二

—PIN2REG时序分析

BY 特权同学


时序分析基础

基本时序路径 —— 三类基本约束路径

输入信号 **pin2reg**


内部信号 **reg2reg**

输出信号 **reg2pin**




时序分析基础

基本时序路径 --- 寄存器到寄存器的路径 (reg2reg)




时序分析基础

基本时序路径 --- 管脚到寄存器的路径 (pin2reg)



时序分析基础

基本时序路径 --- 寄存器到管脚的路径 (reg2pin)




时序分析基础

基本时序路径 —— 管脚到寄存器的路径 (pin2reg)


pin2reg约束值:

1. 直接约束取值4ns
2. 间接约束取值6ns



时序分析基础

基本时序路径 —— 管脚到寄存器的路径 (pin2reg)




时序分析基础

基本时序路径 —— 管脚到寄存器的路径 (pin2reg)

建立时间

$$\text{Launch edge} + T_{c2s} + \text{extTco} + T_{pcb} + T_{p2r} \\ < \text{latch edge} + (T_{c2r} + uT_{c2r}) - uT_{su}$$




时序分析基础

基本时序路径 —— 管脚到寄存器的路径 (pin2reg)

建立时间

$$(T_{c2s} - T_{c2r}) + extTco + T_{pcb}$$


$$< (latch\ edge - Launch\ edge) - uTsu + uTc2r - Tp2r$$



时序分析基础

基本时序路径 —— 管脚到寄存器的路径 (pin2reg)
保持时间

Launch edge + Tc2s + extTco + Tpcb + Tp2r
> latch edge + (Tc2r + uTc2r) + uTh




时序分析基础

基本时序路径 —— 管脚到寄存器的路径 (pin2reg)

保持时间

$$(T_{c2s} - T_{c2r}) + extTco + T_{pcb}$$

$$> (latch\ edge - Launch\ edge) + uTh + uT_{c2r} - T_{p2r}$$



时序分析基础

基本时序路径 —— 管脚到寄存器的路径 (pin2reg)

$(T_{c2s} - T_{c2r}) + ext{Tco} + T_{pcb}$
 $< (latch\ edge - Launch\ edge) + uT_{c2r} - uT_{su} - T_{p2r}$
 $(T_{c2s} - T_{c2r}) + ext{Tco} + T_{pcb}$
 $> (latch\ edge - Launch\ edge) + uT_{c2r} + uTh - T_{p2r}$

取input delay =

$(T_{c2s} - T_{c2r}) + ext{Tco} + T_{pcb}$

则input delay <

$(latch\ edge - Launch\ edge) + uT_{c2r} - uT_{su} - T_{p2r}$

且input delay >

$(latch\ edge - Launch\ edge) + uT_{c2r} + uTh - T_{p2r}$



时序分析基础

基本时序路径 —— 管脚到寄存器的路径 (pin2reg)

Setup time slack = Data Required Time - Data Arrival Time
Data Arrival Time = Launch Edge + input max delay + Tp2r
Data Required Time = Latch Edge + uTc2r - uTs_u


Hold time slack = Data Arrival Time - Data Required Time
Data Arrival Time = Launch Edge + input min delay + Tp2r
Data Required Time = Latch Edge + uTc2r + uTh



时序分析基础

源同步接口输入路径分析实例


—— 系统框图



时序分析基础

源同步接口输入路径分析实例

—— 实物照片




电子发烧友
www.elecfans.com



时序分析基础

源同步接口输入路径分析实例

—— 时钟和数据总线的时序关系




Symbol	Parameter	Min	Typ	Max	Unit
Outputs (VSYNC, HREF, PCLK, and D[7:0] (see Figure 5, Figure 6, Figure 7, Figure 9, and Figure 10))					
t_{PDV}	PCLK[↓] to Data-out Valid			5	ns
t_{SU}	D[7:0] Setup time	15			ns
t_{HD}	D[7:0] Hold time	8			ns
t_{PHH}	PCLK[↓] to HREF[↑]	0		5	ns
t_{PHL}	PCLK[↓] to HREF[↓]	0		5	ns



时序分析基础

源同步接口输入路径分析实例

—— 最佳时序采样模型




时序分析基础

源同步接口输入路径分析实例

—— 建立时间要求

Launch edge + extTco + Tdpcb + Tp2r
< latch edge + Tcp PCB + Tcl - Tsu




时序分析基础

源同步接口输入路径分析实例

—— 建立时间要求

$$(T_{dp\text{cb}} - T_{cp\text{cb}}) + extT_{co}$$

$$< (\text{latch edge} - \text{Launch edge}) + T_{cl} - T_{su} - T_{p2r}$$




时序分析基础

源同步接口输入路径分析实例

—— 保持时间要求

Launch edge + extTco + Tdpcb + Tp2r
> latch edge + Tcpccb + Tcl - Th




时序分析基础

源同步接口输入路径分析实例

—— 保持时间要求

$$(T_{dp\text{cb}} - T_{cp\text{cb}}) + \text{extTco}$$


$$> (\text{latch edge} - \text{Launch edge}) + T_{cl} - T_h - T_{r2p}$$



时序分析基础

源同步接口输入路径分析实例

—— launch edge和latch edge



时序分析基础



源同步接口输入路径分析实例 —— set input delay 约束参数计算

Input max delay

$$= (T_{dp\text{cb_max}} - T_{cp\text{cb_min}}) + ext{T}_{co_max}$$

Input min delay

$$= (T_{dp\text{cb_min}} - T_{cp\text{cb_max}}) + ext{T}_{co_min}$$




时序分析基础

源同步接口输入路径分析实例

--- T_{co} 的计算

$$T_{co_max} = T_{pclk} - T_{su} = 80 - 15 = 65\text{ns}$$



$$T_{co_min} = Th = 8\text{ns}$$



时序分析基础

源同步接口输入路径分析实例

—— PCB路径延时计算



0.17ns/inch

PCLK = 0.35ns,
DATA = 0.31ns~0.36ns



时序分析基础

源同步接口输入路径分析实例

—— PCB路径延时计算

Tdpcb_min = 0.31ns

Tdpcb_max = 0.36ns

Tcpcb_min = 0.35ns

Tcpcb_max = 0.35ns



电子发烧友
www.elecfans.com



时序分析基础

源同步接口输入路径分析实例

——实际计算

Input max delay

$$= (0.36\text{ns} - 0.35\text{ns}) + 65\text{ns} = 65.01\text{ns}$$

Input min delay

$$= (0.31\text{ns} - 0.35\text{ns}) + 8\text{ns} = 7.96\text{ns}$$

取input max delay = 66ns, input min delay = 7ns



电子发烧友
www.elecfans.com



时序分析基础

源同步接口输入路径分析实例

——添加约束

VCLK = 12.5MHz

input max delay = 66ns, input min delay = 7ns



时序分析基础

源同步接口输入路径分析实例 ——setup路径分析

Setup time slack

$$= \text{Data Required Time} - \text{Data Arrival Time}$$

Data Arrival Time

$$= \text{Launch Edge} + \text{input max delay} + \text{Tp2r}$$

Data Required Time

$$= \text{Latch Edge} + \text{uTc2r} - \text{uTsU}$$

Path #1: Setup slack is 12.012						
Path Summary		Statistics		Data Path		Waveform
Data Arrival Path						
Total	Incr	RF	Type	Fanout	Location	Element
1	- 0.000	0.000				launch edge time
2	▲ 0.000	0.000				clock path
1	- 0.000	0.000	R			clock network delay
3	66.000	66.000	F	iExt	1 PIN_127	vdb[0]
4	▲ 71.283	5.283				data path
1	- 66.000	0.000	FF	IC	1 IOIBUF_X16_Y24_N8	vdb[0]~input i
2	- 66.927	0.927	FF	CELL	1 IOIBUF_X16_Y24_N8	vdb[0]~input o
3	- 71.196	4.269	FF	IC	1 M9K_X27_Y20_N0	uut_videoinput uut_videoctrl uut_videofifo d
4	- 71.283	0.087	FF	CELL	0 M9K_X27_Y20_N0	video_input:uut_videoinput video_ctrl:uut_v

III

Data Required Path						
Total	Incr	RF	Type	Fanout	Location	Element
1	- 80.000	80.000				latch edge time
2	▲ 83.227	3.227				clock path
1	- 83.227	3.227	R			clock network delay
3	- 83.295	0.068		uTsU	0 M9K_X27_Y20_N0	video_input:uut_videoinput video_ctrl:uut_v

时序分析基础

源同步接口输入路径分析实例 ——hold路径分析

Hold time slack

= Data Arrival Time - Data Required Time

Data Arrival Time

= Launch Edge + input min delay + Tp2r

Data Required Time

= Latch Edge + uTc2r + uTh

Path #1: Hold slack is 8.259						
Path Summary		Statistics		Data Path		Waveform
Data Arrival Path						
Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000				launch edge time
2	0.000	0.000				clock path
1	0.000	0.000	R			clock network delay
3	7.000	7.000	R	iExt	1	PIN_127
4	11.850	4.850				data path
1	7.000	0.000	RR	IC	1	IOIBUF_X16_Y24_N8
2	7.877	0.877	RR	CELL	1	IOIBUF_X16_Y24_N8
3	11.772	3.895	RR	IC	1	M9K_X27_Y20_N0
4	11.850	0.078	RR	CELL	0	M9K_X27_Y20_N0
Data Required Path						
Total	Incr	RF	Type	Fanout	Location	Element
1	0.000	0.000				latch edge time
2	3.337	3.337				clock path
1	3.337	3.337	R			clock network delay
3	3.591	0.254		uTh	0	M9K_X27_Y20_N0

时序分析基础

Thank you



电子发烧友
www.elecfans.com

